


FEATURES

- Input voltage range: 3V to 40V
- AEC-Q100 Grade 1 qualified
- Ultra-low quiescent current: $<6.5\mu\text{A}$
- Low dropout voltage: 100mV @ 100mA
- Maximum output current: 300mA
- Ultra-low power sleep mode
- Shutdown current: $1\mu\text{A}$
- Power Good (PG) indicator with adjustable delay time for MCU application
- High PSRR 70dB @ 100Hz
- Stable loop, requiring only a $4.7\mu\text{F}$ low-ESR output ceramic capacitor
- Enable (EN) pin with 40V withstand voltage
- Current limit, short-circuit protection
- Junction temperature: $-40^{\circ}\text{C}\sim 150^{\circ}\text{C}$
- Thermal shutdown and automatic restart recovery
- Integrated soft start
- Available in ESOP8 package

DESCRIPTION

The SIT14503Q/P series is an ultra-low quiescent current, low dropout linear regulator (LDO) with a wide input voltage range from 3V to 40V. The series offers fixed output versions of 3.3V and 5V, as well as adjustable output versions with output voltages ranging from 3.0V to 18V, capable of delivering up to 300mA of load current. The quiescent current of the SIT14503Q/P series is less than $1\mu\text{A}$ in shutdown mode and less than $6.5\mu\text{A}$ under no-load conditions. The SIT14503Q/P series is suitable for power management applications in automotive electronics, industrial control systems, and wide-input-voltage battery-powered systems.

PIN CONFIGURATION

Figure 1 Pin configuration
PIN DESCRIPTION

Pin	Symbol	Pin description
1	OUT	Output pin. requiring only a low-value ceramic capacitor ($\geq 4.7\mu\text{F}$) between pins OUT and GND.
2	NC	No connection.
3	GND	Ground.
4	VIN	Input pin, only a low-value ceramic capacitor ($\geq 1\mu\text{F}$) between pins VIN and GND.
5	EN	Enable pin, connect to a logic control signal or to VIN directly.
6	PG	Power Good Pin. If not used, pin can be left floating.
7	PGDL	Programmable Power-Good Delay Time. If not used, pin can be left floating.
8	NC	No connection. (only SIT14503QT/P and SIT14333QT/P version)
8	FB	Feedback Input for Output Adjustable Version. FB is regulated to 0.65V nominally. This terminal is used to set output voltage.(only SIT14AJ3QT/P version)

Note: ESOP8 is recommended that the thermal pad is soldered to board ground.



FUNCTION BLOCK DIAGRAM




Figure 2 Internal Block Diagram of the SIT14503Q/P Fixed-Output Series




Figure 3 Internal Block Diagram of the SIT1AJ3Q/P Adjustable-Output Series

**FEATURE DESCRIPTION****1 Overview**

The SIT14503Q/P series is an ultra-low quiescent current, low dropout linear regulator (LDO) with a wide input voltage range from 3V to 40V. Its sleep mode current is less than 1 μ A, and the quiescent current under no-load conditions is less than 6.5 μ A. The series offers fixed output versions of 3.3V and 5V, as well as adjustable output versions with output voltages ranging from 3.0V to 18V. The adjustable output voltage versions use external resistor feedback, with a typical feedback (FB) pin voltage of 0.65V. The SIT14503Q/P series can deliver up to 300mA of load current. It features built-in protection functions including over-current protection, short-circuit protection, over-temperature shutdown, and automatic restart.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Input voltage	V _{IN}	-0.3	42	V
Enable voltage	EN	-0.3	V _{IN}	V
Feedback voltage	FB	-0.3	6	V
Output voltage	OUT	-0.3	20	V
Power Good	PG	-0.3	20	V
Delay	PGDL	-0.3	6	V
Output capacitor (Fixed version)	C _{out}	4.7	100	μF
Output capacitor (Adjustable version)	C _{out}	6.8	100	μF
Ambient temperature	T _{amb}	-40	125	°C
Junction temperature	T _j	-40	150	°C
Storage temperature	T _{stg}	-55	150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to these conditions is not conducive to proper device operation, and continuous operation at or near these extremes may affect long-term reliability. Unless otherwise specified, all voltages are referenced to ground.

THERMAL INFORMATION

Symbol	Parameter	Package	Value	Unit
R _{θJA}	Junction-to-Ambient Thermal Resistance	ESOP8	42	°C/W
R _{θJC}	Junction-to-Case Thermal Resistance	ESOP8	8	°C/W

Note: According to JEDEC JESD51-2, JESD51-5, and JESD51-7, under natural convection conditions, using a 2s2p PCB (two signal layers and two power layers).

**DC CHARACTERISTICS**

Unless otherwise specified, the maximum and minimum values of the following parameters are specified over the recommended operating temperature range of $-40^{\circ}\text{C} \leq T_{\text{amb}} \leq 125^{\circ}\text{C}$. Typical conditions: $V_{\text{IN}} = 14\text{V}$, output capacitor = $10\mu\text{F}$ ceramic capacitor, $T_{\text{amb}} = 25^{\circ}\text{C}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply voltage and current						
V_{IN}	Input voltage		3		40	V
$I_{\text{(SD)}}$	Shutdown supply current	$\text{EN}=0, V_{\text{IN}}=14\text{V}$		0.7	3	μA
$I_{\text{(Q)}}$	Quiescent current	$\text{EN}=5, V_{\text{IN}}=14\text{V}$ $I_{\text{OUT}}=0\text{A}$		6.5	12	μA
Enable Input (EN)						
V_{IL}	Logic input low level				0.7	V
V_{IH}	Logic input high level		2			V
I_{EN}	EN input current	$\text{EN}=5\text{V}$		0.11	0.5	μA
Adjustable output						
V_{OUT}	Output voltage, stable output version	$V_{\text{IN}} = \text{OUT} + V_{\text{(Dropout)}}$ to 40 V, $I_{\text{OUT}} = 1\text{mA}$ to I_{MAX}	-2		2	%
$V_{\text{(Line-Reg)}}$	Line regulation	$V_{\text{IN}} = 6\text{V}$ to 40 V, $I_{\text{OUT}} = 10\text{mA}$			20	mV
$V_{\text{(Load-Reg)}}$	Load regulation	$V_{\text{IN}} = 14\text{V}$, $I_{\text{OUT}} = 1\text{mA}$ to I_{MAX}			50	mV
Dropout Voltage						
$V_{\text{(Dropout)100mA}}$	Output differential voltage	$\text{OUT}=5\text{V}, I_{\text{OUT}}=100\text{mA}$		100	180	mV
		$\text{OUT}=3.3\text{V}, I_{\text{OUT}}=100\text{mA}$		180	480	mV
$V_{\text{(Dropout)300mA}}$	Output differential voltage	$\text{OUT}=5\text{V}, I_{\text{OUT}}=300\text{mA}$		300	510	mV
		$\text{OUT}=3.3\text{V}, I_{\text{OUT}}=300\text{mA}$		500	960	mV
Feedback Voltage						
V_{FB}	Feedback voltage		0.63	0.65	0.663	V
I_{FB}	Feedback voltage leakage current	$V_{\text{FB}}=0.65\text{V}$	-0.1	0	0.1	μA
Current limit						
$I_{\text{(CL)300mA}}$	Output current limit			400		mA
PSRR						
PSRR	Power supply rejection ratio	$I_{\text{OUT}} = 50\text{mA}, f = 100\text{Hz},$ $C_{\text{OUT}} = 10\mu\text{F}$		70 ⁽¹⁾		dB





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Thermal shutdown						
$T_{(SD)}$	Over-temperature protection			160 ⁽¹⁾		°C
$T_{(REL)}$	Thermal Shutdown Recovery			140 ⁽¹⁾		°C
Power Good Signal						
$V_{(PG-OL)}$	PG Low-Level Output Voltage				0.4	V
$V_{(PG-RISE)}$	PG rise threshold		90		96	%
$V_{(PG-FALL)}$	PG fall threshold		84		90	%
$I_{(CHARGE)}$	Delay capacitor charging current			1.45		μA
$V_{(RISE)}$	PGDL voltage rise threshold		1.20	1.23	1.26	V
$t_{(DLY_FIX)}$	PG output delay	PGDL pin left floating		104		μs
$t_{(Deglitch)}$	PG debounce Time	PGDL pin left floating		210		μs
$t_{(DLY)}$	PG output delay	$C_{PGDL}=100\text{ nF}$		84		ms

Note ⁽¹⁾: Guaranteed by design, not tested in production.


ESD RATINGS


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{ESD}	HBM				±4000	V
	CDM				±1500	V

TYPICAL CHARACTERISTICS





TYPICAL WAVEFORM







Short Circuit Entry @ no load




Short Circuit Recovery @ no load




Short Circuit Entry @ IOUT=300mA




Short Circuit Recovery @ IOUT=300mA




EN=L→H @ Vin=12V, Vout=5V, Rload=16Ω





EN=H→L @ Vin=12V, Vout=5V, Rload=16Ω



**PG VS POWER UP@ Vin=12V, Vout=5V,
IOUT=300mA, C_{PGDL}=100 nF**



**PGDL VS POWER UP@ Vin=12V, Vout=5V,
IOUT=300mA, C_{PGDL}=100 nF**

TYPICAL APPLICATION

Figure 4 Application diagram of SIT14503Q/P & SIT14333Q/P

Figure 5 Application diagram of SIT14AJ3Q/P

Note:





- 1) When the VIN voltage is low, it is not recommended to use an input rectifier diode, as this will reduce the minimum operating voltage range of VIN.
- 2) The output voltage in the figure is determined by the following formula: $V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times V_{FB}$. For the lower feedback resistor R2, we recommend using a 100kΩ resistor with tolerance $\leq 1\%$ and temperature coefficient $< 100\text{ppm}/^\circ\text{C}$.
- 3) When VOUT rises to $V_{(PG-RISE)}$, the PG signal transitions to high after a delay of $t_{(DLY)}$. The delay time $t_{(DLY)}$ is determined by the capacitance C_{PGDL} connected between the PGDL pin and ground, calculated as: $C_{PGDL} = \frac{I_{(CHARGE)} \times t_{(DLY)}}{V_{(RISE)}}$.



ESOP8 DIMENSIONS


PACKAGE SIZE

SYMBOL	Min/mm	Nom/mm	Max/mm
A	-	-	1.65
A1	0.05	-	0.15
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	-	0.47
c	0.20	-	0.24
D	4.80	4.90	5.00
D1	2.09REF		
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
E2	2.09REF		
e	1.27BSC		
e1	0.16REF		
h	0.25	-	0.50
L	0.50	0.60	0.80
L1	1.05REF		
θ	0°	-	8°






TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



PIN1 is in quadrant 1

Package Type	Reel Diameter A (mm)	Tape Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
ESOP8	330±1	12.4	6.60±0.1	5.30±0.1 0	1.90±0.1	8.00±0.1	12.00±0.1




ORDERING INFORMATION

Type number	Output voltage	Output current	Package	MSL	Packing
SIT14503QT/P	5V	300mA	ESOP8	MSL 3	Tape and reel
SIT14333QT/P	3.3V	300mA	ESOP8	MSL 3	Tape and reel
SIT14AJ3QT/P	Adjustable	300mA	ESOP8	MSL 3	Tape and reel

2500 pieces/disc in taped packages.



REFLOW SOLDERING



Parameter	Lead-free soldering conditions
Ave ramp up rate (T_L to T_P)	3 °C/second max
Preheat time t_s ($T_{smin}=150^\circ\text{C}$ to $T_{smax}=200^\circ\text{C}$)	60-120 seconds
Melting time t_L ($T_L=217^\circ\text{C}$)	60-150 seconds
Peak temp T_P	260-265 °C
5 °C below peak temperature t_p	30 seconds
Ave cooling rate (T_P to T_L)	6 °C/second max
Normal temperature 25°C to peak temperature T_P time	8 minutes max

Important statement

SIT reserves the right to change the above-mentioned information without prior notice.

REVISION HISTORY

Version number	Datasheet status	Revision date
V1.0	Initial version.	April 2025
V1.1	Added maximum Cout and updated minimum value for improved stability; Adjusted the lower limit of the adjustable output version to support lower voltage applications; Refined package dimensions D1, E2, and e1 for the ESOP8 package.	August 2025
V1.2	Added "AEC-Q100 Grade 1 qualified".	March 2026