

FEATURES


- Compatible with the ISO 11898-2:2024, SAE J2284-1~ SAE J2284-5 and SAE J1939-14 standard
- Thermally protected
- $\pm 42\text{V}$ Bus Protection
- Transmit Data (TXD) dominant time-out function
- SIT1057GT I/O pins support 5V MCU
- Undervoltage protection on pins VCC
- Timing guaranteed for data rates up to 5 Mbps in the CAN FD fast phase
- High ElectroMagnetic Immunity
- Unpowered state disengages from the bus
- Available in SOP8 package

DESCRIPTION

SIT1057G is an interface chip used between the CAN protocol controller and the physical bus. It can be used for industrial control. It supports 5Mbps (CAN FD), and has the ability to perform differential signal transmission between bus and the CAN protocol controller.

The SIT1057G further improves bus signal symmetry, featuring lower electromagnetic radiation performance.

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Supply voltage	VCC	4.5	5.5	V
CANH/CANL input or output voltage	V _{can}	-42	+42	V
Bus differential voltage	V _{diff}	1.5	3.0	V
Virtual junction temperature	T _j	-40	150	°C

**PIN CONFIGURATION****PIN DESCRIPTION**

PIN	SYMBOL	DESCRIPTION
1	TXD	transmit data input
2	GND	ground
3	VCC	5V supply voltage
4	RXD	receive data output; reads out data from the bus lines
5	n.c.	not connected
6	CANL	LOW-level CAN bus line
7	CANH	HIGH-level CAN bus line
8	S	Normal mode and silent mode selection, low level is normal mode


LIMITING VALUES

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNIT
Supply voltage	VCC	Pin VCC	-0.3~+7	V
MCU side port	V _{TXD} , V _{RXD} , V _S	Pin TXD, RXD, S	-0.3~+7	V
Bus side input voltage	V _{CANL} , V _{CANH}	Pin CANH, CANL	-42~+42	V
Bus differential breakdown voltage	V _{CANH-CANL}		-42~+42	V
Contact discharge model (IEC) ⁽²⁾	VESD _{IEC}	pins CANH, CANL	-8~+8	kV
Human body model (HBM) ⁽³⁾	VESD _{HBM}	All pins	-4~+4	kV
		pins CANH and CANL	-8~+8	kV
Charged device model (CDM) ⁽⁴⁾	VESD _{CDM}	All pins	-2000~+2000	V
Transient voltage ⁽⁵⁾	V _{trt}	Pulse 1	-100	V
		Pulse 2a	75	V
		Pulse 3a	-150	V
		Pulse 3b	100	V
Storage temperature	T _{stg}		-55~150	°C
Virtual junction temperature	T _j		-40~150	°C

- (1) The maximum limit parameters mean that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.
- (2) According to IEC 61000-4-2.
- (3) According to AEC-Q100-002.
- (4) According to AEC-Q100-011.
- (5) Verified by an external test house according to IEC 62228-3; parameters for standard pulses defined in ISO7637.

THERMAL INFORMATION

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	SOP8	95	°C/W
R _{θJC}	Junction-to-case thermal resistance	SOP8	46	°C/W

**FUNCTIONAL BLOCK DIAGRAM**

STATIC CHARACTERISTICS

Unless specified otherwise; all values are tested in recommended operating conditions: $T_j = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 4.5\text{V}$ to 5.5V , $R_L = 60\Omega$.

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply: pin VCC						
Supply voltage	VCC		4.5	-	5.5	V
Standby undervoltage detection voltage	V _{uvd(stb)}		3.4	-	4.5	V
Standby undervoltage hysteresis voltage	V _{uvhys(stb)}		50	-	-	mV
VCC supply current	I _{CC}	Normal mode; dominant; t<t _{to(dom)TXD} ; V _{TXD} =0V	-	40	70	mA
		Normal mode; dominant; short circuit on bus lines; V _{TXD} =0V; -3V<(V _{CANH} =V _{CANL})<+40V	-	-	125	mA
		Normal mode; recessive; V _{TXD} =VCC	-	5	10	mA
		Silent mode	-	3.01	6.1	mA
Pin TXD characteristics						
HIGH-level input voltage	V _{IH}		2	-	-	V
LOW-level input voltage	V _{IL}		-	-	0.8	V
Pull-up resistance	R _{pu}	2.8V<VCC<5.5V	20	-	80	kΩ
Unpowered leakage current on pin TXD	I _{o(off)}	VCC=0V V _{TXD} =5V	-1	-	1	μA
Input capacitance	C _i	(1)	-	-	10	pF
Pin RXD characteristics						
HIGH-level output current	I _{OH(RXD)}	V _{RXD} =VCC-0.4V	-10	-	-1	mA
LOW-level output current	I _{OL(RXD)}	Bus dominant; V _{RXD} =0.4V	1	-	10	mA
Pin S characteristics						
HIGH-level input voltage	V _{IH}		2	-	-	V
LOW-level input voltage	V _{IL}		-	-	0.8	V
Pull-up resistance	R _{pu}	2.8V<VCC<5.5V	20	-	80	kΩ
Unpowered leakage current on pin S	I _{o(off)}	VCC=0V S=5V	-1		1	μA
Input capacitance	C _i	(1)	-	-	10	pF
Overtemperature protection						
Shutdown junction temperature	T _{j(sd)}		-	190	-	°C

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Release shutdown junction temperature	T_{hys}		-	20	-	°C
Bus lines; pins CANH and CANL						
Dominant output voltage on pin CANH	$V_{O(dom)}$	$t < t_{to(dom)TXD}; V_{TXD}=0V;$ $R_L=50\Omega \text{至 } 65\Omega$	2.89	3.55	4.26	V
Dominant output voltage on pin CANL			0.77	1.45	2.13	V
Transmitter voltage symmetry	V_{TXsym}	$V_{TXsym}=V_{CANH}+V_{CANL};$ $C_{SPLIT}=4.7nF;$ $f_{TXD}=250kHz, 1MHz \text{ or } 2.5MHz$	0.9VCC	-	1.1VCC	V
Common mode voltage step	$V_{cm(step)}$	(1)	-150	-	150	mV
Peak-to-peak common mode voltage	$V_{cm(p-p)}$	(1)	-300	-	300	mV
Differential output voltage	$V_{O(diff)}$	Normal mode; $t < t_{to(dom)TXD}; V_{TXD}=0V;$ $R_L=50\Omega \text{ to } 65\Omega$	1.5	-	3	V
		Normal mode; $t < t_{to(dom)TXD}; V_{TXD}=0V;$ $R_L=45\Omega \text{ to } 70\Omega$	1.4	-	3.3	V
		Normal mode; dominant; $t < t_{to(dom)TXD}; V_{TXD}=0V;$ $R_L=2240\Omega$	1.5	-	5	V
		Normal mode; recessive; $V_{TXD}=VCC; \text{ No load};$	-50	-	+50	mV
		Normal mode; recessive; $V_{TXD}=VCC; R_L=60\Omega$	-50	-	+50	mV
		Silent mode; no load	-0.2	-	+0.2	V
Output voltage	$V_{O(rec)}$	Normal mode; $V_{TXD}=VCC; \text{ no load}$	2	0.5VCC	3	V
		Normal mode; $V_{TXD}=VCC; R_L=60\Omega$	2.2	0.5VCC	2.8	V
		Silent mode; no load	2	-	3	V
Differential receiver threshold voltage	$V_{th(RX)diff}$	Normal/Silent mode; $-12V \leq V_{CANH} \leq 12V$ $-12V \leq V_{CANL} \leq 12V$	0.5	-	0.9	V
Receiver recessive voltage	$V_{rec(RX)}$	Normal/Silent mode; $-12V \leq V_{CANH} \leq 12V$ $-12V \leq V_{CANL} \leq 12V$	-4	-	0.5	V
Receiver dominant voltage	$V_{dom(RX)}$	Normal/Silent mode; $-12V \leq V_{CANH} \leq 12V$ $-12V \leq V_{CANL} \leq 12V$	0.9	-	9	V
Differential receiver hysteresis voltage	$V_{hys(RX)dif}$	Normal mode; $-12V \leq V_{CANH} \leq 12V$ $-12V \leq V_{CANL} \leq 12V$	-	70	-	mV
Short-circuit output current	$I_{O(SC)}$	$V_{CANH}=-15V \text{ to } 40V;$ $V_{CANL}=-15V \text{ to } 40V$	-115	-	115	mA
Recessive short-circuit output current	$I_{O(SC)rec}$	$V_{CANH}=-27V \text{ to } 32V;$ $V_{CANL}=-27V \text{ to } 32V;$ $V_{TXD}=VCC \text{ for } t > t_{d(TXD-busrec)end}$	-5	-	5	mA
Leakage current	I_L	$VCC=VCC=0V \text{ or pins shorted to GND via } 47k\Omega;$	-10	-	10	μA



PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
		$T_J < 105^\circ\text{C}$ $V_{CANH} = V_{CANL} = 5\text{V}$				
Input resistance	R_i	$-2\text{V} \leq V_{CANH} \leq 7\text{V}$ $-2\text{V} \leq V_{CANL} \leq 7\text{V}$	25	40	50	$\text{k}\Omega$
Input resistance deviation	ΔR_i	$0\text{V} \leq V_{CANH} \leq 5\text{V}$ $0\text{V} \leq V_{CANL} \leq 5\text{V}$	-3		3	%
Differential input resistance	R_{ID}	$-2\text{V} \leq V_{CANH} \leq 7\text{V}$ $-2\text{V} \leq V_{CANL} \leq 7\text{V}$	50	80	100	$\text{k}\Omega$
Common-mode input capacitance	$C_{i(cm)}$	(1)	-	-	24	pF
Differential input capacitance	$C_{i(diff)}$	(1)	-	-	12	PF
Slew Rate ⁽²⁾	SR	$R_L = 60\Omega, C_L = 100\text{pF}$			70	$\text{V}/\mu\text{s}$

DYNAMIC CHARACTERISTICS

Unless specified otherwise; all values are tested in recommended operating conditions: $T_j = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 4.5\text{V}$ to 5.5V , $R_L = 60\Omega$.

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CAN timing characteristics; Figure 1, Figure 3, Figure 4.						
Delay time from TXD to bus dominant	$t_d(\text{TXD-busdom})$	Normal mode	-	-	80	ns
Delay time from TXD to bus recessive	$t_d(\text{TXD-busrec})$	Normal mode	-	-	80	ns
Delay time from bus dominant to RXD	$t_d(\text{busdom-RXD})$	Normal mode	-	-	110	ns
Delay time from bus recessive to RXD	$t_d(\text{busrec-RXD})$	Normal mode	-	-	110	ns
Delay time from TXD LOW to RXD LOW	$t_d(\text{TXDL-RXDL})$	Normal mode	40	-	190	ns
Delay time from TXD HIGH to RXD HIGH	$t_d(\text{TXDH-RXDH})$	Normal mode	40	-	190	ns
CAN FD timing characteristics; Figure 1 & Figure 4.						
Transmitted recessive bit width	$t_{\text{bit}}(\text{bus})$	2Mbit/s ($t_{\text{bit}}(\text{TXD})=500\text{ns}$)	455	-	510	ns
		5Mbit/s ($t_{\text{bit}}(\text{TXD})=200\text{ns}$)	155	-	210	ns
Bit time on pin RXD	$t_{\text{bit}}(\text{RXD})$	2Mbit/s ($t_{\text{bit}}(\text{TXD})=500\text{ns}$)	420	-	520	ns
		5Mbit/s ($t_{\text{bit}}(\text{TXD})=200\text{ns}$)	120	-	220	ns
Transmitted recessive bit width deviation	$\Delta t_{\text{bit}}(\text{BUS})$	$\Delta t_{\text{bit}}(\text{BUS}) = t_{\text{bit}}(\text{bus}) - t_{\text{bit}}(\text{TXD})$	-45	-	10	ns
Receiver timing symmetry	Δt_{rec}	$\Delta t_{\text{rec}} = t_{\text{bit}}(\text{RXD}) - t_{\text{bit}}(\text{bus})$	-45	-	15	ns
Received recessive bit width deviation	$\Delta t_{\text{bit}}(\text{RXD})$	$\Delta t_{\text{bit}}(\text{RXD}) = t_{\text{bit}}(\text{RXD}) - t_{\text{bit}}(\text{TXD})$	-80	-	20	ns
TXD dominant time-out time						
TXD dominant time-out time	$t_{\text{to}}(\text{dom})\text{TXD}$	$V_{\text{TXD}}=0\text{V}$; Normal mode	0.8	-	9	ms

(1) Guaranteed by design, not tested in production.

FUNCTION TABLE
Table1. CAN TRANSCEIVER TRUTH TABLE

TXD ⁽¹⁾	S ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	BUS STATE	RXD ⁽¹⁾
L	L	H	L	Dominate	L
H or Open	L	0.5VCC	0.5VCC	Recessive	H
X	H or Open	0.5VCC	0.5VCC	Recessive	H
X	H or Open	H	L	Dominate	L

(1) H=high level; L=low level; X=irrelevant。

Table 2. RECEIVER FUNCTION TABLE

V_{ID}=CANH-CANL	RXD ⁽¹⁾	BUS STATE ⁽¹⁾
V _{ID} ≥0.9V	L	Dominate
0.5<V _{ID} <0.9V	?	?
V _{ID} ≤0.5V	H	Recessive
Open	H	Recessive

(1) H=high-level; L=L=low-level; ? =uncertain。

Table 3. Under-voltage protection status table

VCC	BUS STATE	BUS OUT ⁽¹⁾	RXD ⁽¹⁾
VCC>V _{uvd(stb)}	normal	According to S and TXD	Follow the bus
VCC<V _{uvd(stb)}	Protected state	Z	H

(1) H=high level; Z=high impedance state.



TEST CIRCUIT




Figure 1 CAN transceiver timing test circuit




Figure 2 Test circuit for measuring transceiver driver symmetry





Figure 3 CAN transceiver timing diagram



ADDITIONAL DESCRIPTION**1 Sketch**

The SIT1057G is an interface chip designed for use between CAN protocol controllers and the physical bus, applicable in industrial control fields. It supports Flexible Data-Rate of up to 5Mbps and features differential signal transmission capability between the bus and the CAN protocol controller.

2 Overtemperature protection

SIT1057G has an over-temperature protection function. After the over-temperature protection is triggered, the drive tube will be turned off, because the drive tube is the main energy-consuming component. Turning off the drive tube can reduce power consumption and thus reduce the chip temperature. At the same time, other parts of the chip are still working normally.

3 Undervoltage protection

The SIT1057G power supply pin has an under-voltage detection function, which can put the device in a protected mode. This protects the bus when VCC is lower than $V_{\text{uvd(stb)}}$.

4 Operating modes

The control pin S allows two working modes to be selected: normal mode and silent mode.

4.1 Normal mode

When pin S is set to 0, normal mode is selected, provided that the supply voltage on the VCC pin exceeds the undervoltage detection threshold $V_{\text{uvd(stb)}}$. In this mode, the transceiver can transmit and receive data via the CANH and CANL bus lines. The differential receiver converts analog data from the bus lines into digital data and outputs it through the RXD pin. The slope of the output signals on the bus lines is internally controlled to ensure minimized electromagnetic emissions (EME) in an optimized manner. To support high bit rates, especially in CAN FD systems, signal improvement features largely eliminate topology-related reflections and impedance mismatches. In the recessive state, the output voltage on the bus pins is $V_{\text{CC}}/2$.

4.2 Silent mode

If S=1, the SIT1057G enters silent mode. In this mode, the transmitter is disabled while the receiver operates normally, which helps prevent network signal blocking caused by a malfunctioning CAN controller.

5 Dominant timeout function




The "TXD dominant timeout" timer is enabled when the TXD pin is set to low. If the low-level duration on pin TXD exceeds the internal timer value ($t_{\text{to(dom)TXD}}$), the transmitter will be disabled and drive the bus into a recessive state. It can prevent the pin TXD from being forced to a permanent low level due to a hardware or software application failure, causing the bus line to be driven to a permanent dominant state (blocking all network communications). A rising edge signal on pin TXD can be reset.




SOP8 DIMENSIONS

PACKAGE SIZE

SYMBOL	MIN./mm	TYP./mm	MAX./mm
A	-	-	1.75
A1	0.10	-	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	-	0.47
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27BSC		
L	0.50	-	0.80
L1	1.05REF		
c	0.20	-	0.24
θ	0°	-	8°




LAND PATTERN EXAMPLE (Unit: mm)






TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



PIN1 is in quadrant 1


Package Type	Reel Diameter A (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SOP8	330±1	12.4	6.60±0.1	5.30±0.10	1.90±0.1	8.00±0.1	12.00±0.1



ORDERING INFORMATION

TYPE NUMBER	PACKAGE	MSL	PACKING
SIT1057GT	SOP8	MSL3	Tape and reel

SOP8 is packed with 2500 pieces/disc in braided packaging.

**REFLOW SOLDERING**

Parameter	Lead-free soldering conditions
Ave ramp up rate (T_L to T_P)	3 °C/second max
Preheat time t_s ($T_{smin}=150\text{ °C}$ to $T_{smax}=200\text{ °C}$)	60-120 seconds
Melting time t_L ($T_L=217\text{ °C}$)	60-150 seconds
Peak temp T_P	260-265 °C
5°C below peak temperature t_p	30 seconds
Ave cooling rate (T_P to T_L)	6 °C/second max
Normal temperature 25°C to peak temperature T_P time	8 minutes max

Important statement

SIT reserves the right to change the above-mentioned information without prior notice.



REVISION HISTORY

Version number	Datasheet status	Revision date
V1.0	Initial version	April 2026